In this dissertation we investigate the computer-automated multi-level
logic synthesis of combinational circuits. This is a major step in the
computer-aided design (CAD) flow of integrated circuits and plays a
significant role in determining overall circuit quality. In this chapter
we establish con-text for this problem, briefly review previous synthesis
efforts, and outline the remainder of this dissertation.