Chapter 6 – Detailed Routing

Original Authors:
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Chapter 6 – Detailed Routing

6.1 Terminology
6.2 Horizontal and Vertical Constraint Graphs
   6.2.1 Horizontal Constraint Graphs
   6.2.2 Vertical Constraint Graphs
6.3 Channel Routing Algorithms
   6.3.1 Left-Edge Algorithm
   6.3.2 Dogleg Routing
6.4 Switchbox Routing
   6.4.1 Terminology
   6.4.2 Switchbox Routing Algorithms
6.5 Over-the-Cell Routing Algorithms
   6.5.1 OTC Routing Methodology
   6.5.2 OTC Routing Algorithms
6.6 Modern Challenges in Detailed Routing
ENTITY test is
  port a: in bit;
end ENTITY test;

System Specification

Partitioning

Architectural Design

Chip Planning

Functional Design and Logic Design

Placement

Circuit Design

Clock Tree Synthesis

Physical Design

Signal Routing

Physical Verification and Signoff

Timing Closure

Fabrication

Packaging and Testing

Chip

Circuit Design

Signal Routing

Architectural Design

Partitioning

Functional Design and Logic Design

Chip Planning

Circuit Design

Signal Routing

Physical Design

Timing Closure

Physical Verification and Signoff

Packaging and Testing

Chip
Detailed Routing

Routing

- Multi-Stage Routing of Signal Nets
  - Global Routing
    - Coarse-grain assignment of routes to routing regions (Chap. 5)
  - Detailed Routing
    - Fine-grain assignment of routes to routing tracks (Chap. 6)
  - Timing-Driven Routing
    - Net topology optimization and resource allocation to critical nets (Chap. 8)
  - Large Single-Net Routing
    - Power (VDD) and Ground (GND) routing (Chap. 3)
  - Geometric Techniques
    - Non-Manhattan and clock routing (Chap. 7)
The objective of detailed routing is to assign route segments of signal nets to specific routing tracks, vias, and metal layers in a manner consistent with given global routes of those nets.

Similar to global routing:
- Use physical wires to do connections
- Estimating the wire resistance and capacitance, which determines whether the design meets timing requirements.

Detailed routing techniques are applied within routing regions, such as:
- Channels (Sec. 6.3), switchboxes (Sec. 6.4), and global routing cells (Sec. 6.5)

Detailed routers must account for manufacturing rules and the impact of manufacturing faults (Sec. 6.6)
• Detailed Routing Stages
  – Assign routing tracks
  – Perform entire routing – no open connection left
  – Search and repair – resolving all the physical design rules
  – Perform optimizations, e.g. add redundant vias (reduce resistivity, better yield)
Global Routing

Detailed Routing

Horizontal Segment

Vertical Segment

Via
6.1 Terminology

Channel and Switchbox Routing

Vertical Channel Tracks

Horizontal Channel Tracks
6.1 Terminology

Channel Routing

- External Pad
- Power Rail
- Standard Cell Row
- Channel
### 6.1 Terminology

**Two-Layer Channel Routing**

**Three-Layer OTC Routing**

OTC: Over the cell

Cell Area

- **Metal1**
- **Metal2**
- **Metal3**
- **Via**
6.1 Terminology

- **Columns**
  - a, b, c, d, e, f, g

- **Vertical Segment (Branch)**
- **Horizontal Segment (Trunk)**

- **Pin Locations**

- **Channel Height**
  - 1, 2, 3

- **Tracks**
  - 1, 2, 3
Horizontal Constraint

- Assumption: one layer for horizontal routing
- A horizontal constraint exists between two nets if their horizontal segments overlap
Vertical Constraint

- A **vertical constraint** exists between two nets if they have pins in the same column

⇒ The vertical segment coming from the top must “stop” before overlapping with the vertical segment coming from the bottom in the same column
6.2 Horizontal and Vertical Constraint Graphs

6.2.1 Horizontal Constraint Graphs
6.2.2 Vertical Constraint Graphs

6.3 Channel Routing Algorithms
6.3.1 Left-Edge Algorithm
6.3.2 Dogleg Routing

6.4 Switchbox Routing
6.4.1 Terminology
6.4.2 Switchbox Routing Algorithms

6.5 Over-the-Cell Routing Algorithms
6.5.1 OTC Routing Methodology
6.5.2 OTC Routing Algorithms

6.6 Modern Challenges in Detailed Routing
6.2 Horizontal and Vertical Constraint Graphs

- The relative positions of nets in a channel routing instance can be modeled by *horizontal* and *vertical constraint graphs*.

- These graphs are used to:
  - Initially predict the minimum number of tracks that are required.
  - Detect potential routing conflicts.
Let $S(col)$ denote the set of nets that pass through column $col$.

$S(col)$ contains all nets that either (1) are connected to a pin in column $col$ or (2) have pin connections to both the left and right of $col$.

Since horizontal segments cannot overlap, each net in $S(col)$ must be assigned to a different track in column $col$.

$S(col)$ represents the lower bound on the number of tracks in column $col$; lower bound of the channel height is given by maximum cardinality of any $S(col)$.
6.3.1 Horizontal Constraint Graphs

Column

\[
\begin{array}{cccccccccc}
a & b & c & d & e & f & g & h & i & j & k \\
0 & B & D & E & B & F & G & 0 & D & 0 & 0 \\
\end{array}
\]

\[
\begin{array}{cccccccc}
A & C & E & C & E & A & F & H & 0 & H & G \\
\end{array}
\]

\[
\begin{array}{cccccccc}
0 & B & D & E & B & F & G & 0 & D & 0 & 0 \\
\end{array}
\]

- A
- B
- C
- D
- E
- F
- G
- H
### 6.3.1 Horizontal Constraint Graphs

<table>
<thead>
<tr>
<th>Column</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
<th>i</th>
<th>j</th>
<th>k</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td>D</td>
<td></td>
<td>E</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>B</td>
<td></td>
<td>F</td>
<td></td>
<td>G</td>
<td></td>
<td>0</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A</td>
<td>C</td>
<td></td>
<td>E</td>
<td>C</td>
<td>E</td>
<td>A</td>
<td>F</td>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

S(a) S(b) S(c) S(d) S(e) S(f) S(g) S(h) S(i) S(j) S(k)

- S(a) = \{A\}
- S(b) = \{A, B, C\}
- S(c) = \{A, B, C, D, E\}
- S(d) = \{A, B, C, D, E\}
- S(e) = \{A, B, D, E\}
- S(f) = \{A, D, F\}
- S(g) = \{D, F, G\}
- S(h) = \{D, G, H\}
- S(i) = \{D, G, H\}
- S(j) = \{G, H\}
- S(k) = \{G\}
6.3.1 Horizontal Constraint Graphs

Column  a  b  c  d  e  f  g  h  i  j  k

|   0   | B | D | E | B | F | G |   0   | D | 0 | 0 |

A  C  E  C  E  A  F  H  0  H  G

S(a) = \{A\}
S(b) = \{A,B,C\}
S(c) = \{A,B,C,D,E\}
S(d) = \{A,B,C,D,E\}
S(e) = \{A,B,D,E\}
S(f) = \{A,D,F\}
S(g) = \{D,F,G\}
S(h) = \{D,G,H\}
S(i) = \{D,G,H\}
S(j) = \{G,H\}
S(k) = \{G\}
6.3.1 Horizontal Constraint Graphs

<table>
<thead>
<tr>
<th>Column</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
<th>i</th>
<th>j</th>
<th>k</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>B</td>
<td>D</td>
<td>E</td>
<td>B</td>
<td>F</td>
<td>G</td>
<td>0</td>
<td>D</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

A C E C E A F H H G

S(c)  S(f)S(g)  S(i)

<table>
<thead>
<tr>
<th>Column</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
<th>i</th>
<th>j</th>
<th>k</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>B</td>
<td>D</td>
<td>E</td>
<td>B</td>
<td>F</td>
<td>G</td>
<td>0</td>
<td>D</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

A C E C E A F H H G

S(c)  S(f)  S(g)  S(i)

<table>
<thead>
<tr>
<th>Column</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>G</td>
<td>H</td>
</tr>
</tbody>
</table>
6.3.1 Horizontal Constraint Graphs

Lower bound on the number of tracks = 5
6.3.1 Horizontal Constraint Graphs

Column

<table>
<thead>
<tr>
<th></th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
<th>i</th>
<th>j</th>
<th>k</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>B</td>
<td>D</td>
<td>E</td>
<td>B</td>
<td>F</td>
<td>G</td>
<td>0</td>
<td>D</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

A | C | E | C | E | A | F | H | 0 | H | G |   |

Graphical Representation

<table>
<thead>
<tr>
<th></th>
<th>S(c)</th>
<th>S(f)</th>
<th>S(g)</th>
<th>S(i)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td>F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
A directed edge $e(i, j) \in E$ connects nodes $i$ and $j$ if the horizontal segment of net $i$ must be located above net $j$. 
6.3.2 Vertical Constraint Graphs

![Diagram of a vertical constraint graph with vertices labeled A, C, E, F, H, and G, and edges connecting them. The graph shows constraints for routing.]
6.3.2 Vertical Constraint Graphs
6.3.2 Vertical Constraint Graphs

A C E C E A F H 0 H G

B D

C E

A

0 B D E B F G 0 D 0 0
6.3.2 Vertical Constraint Graphs

A C E C E A F H H G

0 B D E B F G 0 D 0 0
6.3.2 Vertical Constraint Graphs

Vertical Constraint Graph (VCG)

Note: an edge that can be derived by transitivity is not included, such as edge (B,C)
6.3.2 Vertical Constraint Graphs

\begin{figure}
\centering
\begin{tikzpicture}
    \node[blue, circle, draw] (A) at (0,0) {A};
    \node[blue, circle, draw] (B) at (1,0) {B};
    \node[blue, circle, draw] (C) at (2,0) {C};
    \node[blue, circle, draw] (D) at (3,0) {D};
    \node[blue, circle, draw] (E) at (4,0) {E};
    \node[blue, circle, draw] (F) at (5,0) {F};
    \node[blue, circle, draw] (G) at (6,0) {G};
    \node[blue, circle, draw] (H) at (7,0) {H};
    \node[blue, circle, draw] (I) at (8,0) {I};
    \node[blue, circle, draw] (J) at (9,0) {J};
    \node[blue, circle, draw] (K) at (10,0) {K};
    \node[blue, circle, draw] (L) at (11,0) {L};
    \node[blue, circle, draw] (M) at (12,0) {M};
    \node[blue, circle, draw] (N) at (13,0) {N};
    \node[blue, circle, draw] (O) at (14,0) {O};
    \node[blue, circle, draw] (P) at (15,0) {P};
    \node[blue, circle, draw] (Q) at (16,0) {Q};
    \node[blue, circle, draw] (R) at (17,0) {R};
    \node[blue, circle, draw] (S) at (18,0) {S};
    \node[blue, circle, draw] (T) at (19,0) {T};
    \node[blue, circle, draw] (U) at (20,0) {U};
    \node[blue, circle, draw] (V) at (21,0) {V};
    \node[blue, circle, draw] (W) at (22,0) {W};
    \node[blue, circle, draw] (X) at (23,0) {X};
    \node[blue, circle, draw] (Y) at (24,0) {Y};
    \node[blue, circle, draw] (Z) at (25,0) {Z};

    \draw[-] (A) -- (B);
    \draw[-] (B) -- (C);
    \draw[-] (C) -- (D);
    \draw[-] (D) -- (E);
    \draw[-] (E) -- (F);
    \draw[-] (F) -- (G);
    \draw[-] (G) -- (H);
    \draw[-] (H) -- (I);
    \draw[-] (I) -- (J);
    \draw[-] (J) -- (K);
    \draw[-] (K) -- (L);
    \draw[-] (L) -- (M);
    \draw[-] (M) -- (N);
    \draw[-] (N) -- (O);
    \draw[-] (O) -- (P);
    \draw[-] (P) -- (Q);
    \draw[-] (Q) -- (R);
    \draw[-] (R) -- (S);
    \draw[-] (S) -- (T);
    \draw[-] (T) -- (U);
    \draw[-] (U) -- (V);
    \draw[-] (V) -- (W);
    \draw[-] (W) -- (X);
    \draw[-] (X) -- (Y);
    \draw[-] (Y) -- (Z);
\end{tikzpicture}
\end{figure}
6.3.2 Vertical Constraint Graphs

```
B   D   E   B   F   G   0   D   0   0
A   C   E   C   E   A   F   H   0   H   G
```

Diagrams showing connections between nodes B, D, E, C, A, G, F, and H.
6.3.2 Vertical Constraint Graphs

```
0  B  D  E  B  F  G  0  D  0  0
A  C  E  C  E  A  F  H  0  H  G
```

```
B  D  
C  E  
```

```
G  
F  A  H
```

6.3.2 Vertical Constraint Graphs

\[ 0 \quad B \quad D \quad E \quad B \quad F \quad G \quad 0 \quad D \quad 0 \quad 0 \]
\[ A \quad C \quad E \quad C \quad E \quad A \quad F \quad H \quad 0 \quad H \quad G \]

\[ B \quad D \quad G \]
\[ E \quad F \quad H \]
\[ C \quad A \]
6.3.2 Vertical Constraint Graphs

Cyclic conflict
6.3 Channel Routing Algorithms

6.1 Terminology

6.2 Horizontal and Vertical Constraint Graphs
   6.2.1 Horizontal Constraint Graphs
   6.2.2 Vertical Constraint Graphs

6.3 Channel Routing Algorithms
   6.3.1 Left-Edge Algorithm
   6.3.2 Dogleg Routing

6.4 Switchbox Routing
   6.4.1 Terminology
   6.4.2 Switchbox Routing Algorithms

6.5 Over-the-Cell Routing Algorithms
   6.5.1 OTC Routing Methodology
   6.5.2 OTC Routing Algorithms

6.6 Modern Challenges in Detailed Routing
6.3.1 Left-Edge Algorithm

- Based on the VCG and the zone representation, greedily maximizes the usage of each track
  - VCG: assignment order of nets to tracks
  - Zone representation: determines which nets may share the same track

- Each net uses only one horizontal segment (trunk)
6.3.1 Left-Edge Algorithm

**Input:** channel routing instance \( CR \)
**Output:** track assignments for each net

\[
\begin{align*}
\text{curr\_track} &= 1 & \text{// start with topmost track} \\
\text{nets\_unassigned} &= \text{Netlist} & \text{// while nets still unassigned} \\
\text{while} (\text{nets\_unassigned} \neq \emptyset) & \text{// generate VCG and zone} \\
& \quad \text{VCG} = \text{VCG}(CR) & \text{// representation} \\
& \quad \text{ZR} = \text{ZONE\_REP}(CR) & \text{// find left-to-right ordering} \\
& \quad \text{SORT}(\text{nets\_unassigned}, \text{start column}) & \text{// of all unassigned nets} \\
\text{for} (i = 1 \text{ to } |\text{nets\_unassigned}|) & \text{// if curr\_net has no parent} \\
& \quad \text{curr\_net} = \text{nets\_unassigned}[i] & \text{// and does not cause} \\
& \quad \text{if} (\text{PARENTS}(\text{curr\_net}) == \emptyset \&\& \text{TRY\_ASSIGN}(\text{curr\_net}, \text{curr\_track})) & \text{// conflicts on curr\_track,} \\
& \quad & \text{ASSIGN}(\text{curr\_net}, \text{curr\_track}) & \text{// assign curr\_net} \\
& \quad \text{REMOVE}(\text{nets\_unassigned}, \text{curr\_net}) & \quad \text{// consider next track} \\
& \quad \text{curr\_track} = \text{curr\_track} + 1 & \text{// consider next track}
\end{align*}
\]
6.3.1 Left-Edge Algorithm – Example

0 A D E A F G 0 D I J J

B C E C E B F H I H G I
6.3.1 Left-Edge Algorithm – Example

1. Generate VCG and zone representation
2. Consider next track
3. Find left-to-right ordering of all unassigned nets
   If \( \text{curr\_net} \) has no parents and does not cause conflicts on \( \text{curr\_track} \)
   assign \( \text{curr\_net} \)

\[
\text{curr\_track} = 1: \quad \text{Net A} \quad \text{Net J}
\]

4. Delete placed nets \((A, J)\) in VCG and zone representation
6.3.1 Left-Edge Algorithm – Example

```
curr_track = 1

0  A  D  E  A  F  G  0  D  I  J  J
```

```
B  C  E  C  E  B  F  H  I  H  G  I
```
2. Consider next track
3. Find left-to-right ordering of all unassigned nets
   If curr_net has no parents and does not cause conflicts on curr_track
   assign curr_net

**curr_track = 2:** Net D

4. Delete placed nets (D) in VCG and zone representation
6.3.1 Left-Edge Algorithm – Example

curr_track = 2

B C E C E B F H I H G I
2. Consider next track
3. Find left-to-right ordering of all unassigned nets
   If \( \text{curr\_net} \) has no parents and does not cause conflicts on \( \text{curr\_track} \)
   assign \( \text{curr\_net} \)

\[ \text{curr\_track} = 3: \quad \text{Net } E \quad \text{Net } G \]

4. Delete placed nets \((E, G)\) in VCG and zone representation
6.3.1 Left-Edge Algorithm – Example

```
curr_track = 3
```

Diagram showing the left-edge algorithm with tracks labeled 0 to 5 and nodes labeled A to I.
2. Consider next track
3. Find left-to-right ordering of all unassigned nets
   If $curr_net$ has no parents and does not cause conflicts on $curr_track$
   assign $curr_net$

$curr_track = 4$: Net C  Net F  Net I

4. Delete placed nets $(C, F, I)$ in VCG and zone representation
6.3.1 Left-Edge Algorithm – Example

curr_track = 4

© 2011 Springer Verlag
6.3.1 Left-Edge Algorithm – Example

2. Consider next track

3. Find left-to-right ordering of all unassigned nets
   If *curr_net* has no parents and does not cause conflicts on *curr_track*
   assign *curr_net*

\[ \text{curr\_track} = 5: \quad \text{Net B} \quad \text{Net H} \]

4. Delete placed nets \((B, H)\) in VCG and zone representation
6.3.1 Left-Edge Algorithm – Example

Routing result

curr_track = 5
6.3.2 Dogleg Routing

- Improving left-edge algorithm by net splitting
- Two advantages:
  - Alleviates conflicts in VCG
  - Number of tracks can often be reduced
6.3.2 Dogleg Routing

Conflict alleviation using a dogleg
6.3.2 Dogleg Routing

Track reduction using a dogleg
6.3.2 Dogleg Routing

- Splitting $p$-pin nets ($p > 2$) into $p - 1$ horizontal segments
- Net splitting occurs only in columns that contain a pin of the given net
- After net splitting, the algorithm follows the left-edge algorithm

![Net splitting diagram](image-url)
6.3.2 Dogleg Routing

Channel routing problem

VCG without net splitting

Channel routing solution

Net splitting

VCG with net splitting

Channel routing solution
6.4 Switchbox Routing

6.1 Terminology

6.2 Horizontal and Vertical Constraint Graphs
   6.2.1 Horizontal Constraint Graphs
   6.2.2 Vertical Constraint Graphs

6.3 Channel Routing Algorithms
   6.3.1 Left-Edge Algorithm
   6.3.2 Dogleg Routing

6.4 Switchbox Routing
   6.4.1 Terminology
   6.4.2 Switchbox Routing Algorithms

6.5 Over-the-Cell Routing Algorithms
   6.5.1 OTC Routing Methodology
   6.5.2 OTC Routing Algorithms

6.6 Modern Challenges in Detailed Routing
6.4 Switchbox Routing

- Fixed dimensions and pin connections on all four sides
- Defined by four vectors \( \text{TOP, BOT, LEFT, RIGHT} \)
- Switchbox routing algorithms are usually derived from (greedy) channel routing algorithms
6.4 Switchbox Routing

\[ R = \{0, 1, 2, \ldots, 8\} \times \{0, 1, 2, \ldots, 7\} \]

- \( \text{TOP} = (1, 2, \ldots, 7) = [0, D, F, H, E, C, C] \)
- \( \text{BOT} = (1, 2, \ldots, 7) = [0, 0, G, H, B, B, H] \)
- \( \text{LEFT} = (1, 2, \ldots, 6) = [A, 0, D, F, G, 0] \)
- \( \text{RIGHT} = (1, 2, \ldots, 6) = [B, H, A, C, E, C] \)
6.4 Switchbox Routing – Example

\[
\begin{align*}
\text{TOP} &= (1, 2, \ldots, 7) = [0, D, F, H, E, C, C] \\
\text{BOT} &= (1, 2, \ldots, 7) = [0, 0, G, H, B, B, H] \\
\text{LEFT} &= (1, 2, \ldots, 6) = [A, 0, D, F, G, 0] \\
\text{RIGHT} &= (1, 2, \ldots, 6) = [B, H, A, C, E, C]
\end{align*}
\]
6.4 Switchbox Routing – Example

\[
TOP = (1, 2, \ldots, 7) = [0, D, F, H, E, C, C]
\]
\[
BOT = (1, 2, \ldots, 7) = [0, 0, G, H, B, B, H]
\]
\[
LEFT = (1, 2, \ldots, 6) = [A, 0, D, F, G, 0]
\]
\[
RIGHT = (1, 2, \ldots, 6) = [B, H, A, C, E, C]
\]
6.5 Over-the-Cell Routing Algorithms

6.1 Terminology

6.2 Horizontal and Vertical Constraint Graphs
   6.2.1 Horizontal Constraint Graphs
   6.2.2 Vertical Constraint Graphs

6.3 Channel Routing Algorithms
   6.3.1 Left-Edge Algorithm
   6.3.2 Dogleg Routing

6.4 Switchbox Routing
   6.4.1 Terminology
   6.4.2 Switchbox Routing Algorithms

6.5 Over-the-Cell Routing Algorithms
   6.5.1 OTC Routing Methodology
   6.5.2 OTC Routing Algorithms

6.6 Modern Challenges in Detailed Routing
• Standard cells are placed back-to-back or without routing channels
• Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)
6.5 Over-the-Cell Routing Algorithms

- Standard cells are placed back-to-back or without routing channels.
- Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells).

![Diagram showing metal layers and gcells]
• Standard cells are placed back-to-back or without routing channels
• Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)
6.5 Over-the-Cell Routing Algorithms

- Standard cells are placed back-to-back or without routing channels
- Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)
- Layers that are not obstructed by standard cells are typically used for over-the-cell (OTC) routing
- Nets are globally routed using gcells and then detail-routed
Three-layer approach

- Metal3 is used for over-the-cell (OTC) routing
Three-layer approach

- Metal3 is used for over-the-cell (OTC) routing
Channel routing in Metal1, Metal2 and Metal3

OTC routing in Metal3

Ports in Metal2

Standard cell (only ports shown)
6.6 Modern Challenges in Detailed Routing

6.1 Terminology

6.2 Horizontal and Vertical Constraint Graphs
   6.2.1 Horizontal Constraint Graphs
   6.2.2 Vertical Constraint Graphs

6.3 Channel Routing Algorithms
   6.3.1 Left-Edge Algorithm
   6.3.2 Dogleg Routing

6.4 Switchbox Routing
   6.4.1 Terminology
   6.4.2 Switchbox Routing Algorithms

6.5 Over-the-Cell Routing Algorithms
   6.5.1 OTC Routing Methodology
   6.5.2 OTC Routing Algorithms

6.6 Modern Challenges in Detailed Routing
Manufacturers today use different configurations of metal layers and widths to accommodate high-performance designs.

Detailed routing is becoming more challenging, for example:

- Vias connecting wires of different widths inevitably block additional routing resources on the layer with the smaller wire pitch.
- Advanced lithography techniques used in manufacturing require stricter enforcement of preferred routing direction on each layer.
6.6 Modern Challenges in Detailed Routing

Representative layer stacks for 130 nm - 32 nm technology nodes
Semiconductor manufacturing yield is a key concern in detailed routing

- Redundant vias and wiring segments as backups (via doubling and non-tree routing)
- Manufacturability constraints (design rules) become more restrictive
- Forbidden pitch rules prohibit routing wires at certain distances apart, but allows smaller or greater spacings

Detailed routers must account for manufacturing rules and the impact of manufacturing faults

- Via defects: via doubling during or after detailed routing
- Interconnect defects: add redundant wires to already routed nets
- Antenna-induced defects: detailed routers limit the ratio of metal to gate area on each metal layer
6.6 Modern Challenges in Detailed Routing

Antenna Effect

(a) After completion

M2
M1
Driver (diffusion)
Thin gate oxide
Load (poly)

(b) Under construction

M1
Driver (diffusion)
Breakdown occurs
Load (poly)

Source: http://en.wikipedia.org/wiki/Antenna_effect
Antenna Effect Fix

(a) M2
M1
Driver (diffusion)

(b) M2
M1
Driver (diffusion)

(c) M2
M1
Driver (diffusion) Added diode

• Detailed routing is invoked after global routing

• Usually takes about as much time as global routing
  – For heavily congested designs can take much longer

• Generates specific track assignments for each connection
  – Tries to follow "suggestions" made by global routing, but may alter them if necessary
  – A small number of failed global routed (disconnected, overcapacity) can be tolerated

• More affected by technology & manufacturing constraints than global routing
  – Must satisfy design rules
• Breaks down the layout area into regions
  – Channels have net terminals (pins) on two sides
  – Switch-boxes have terminals on four sides
  – Channels are joined at switchboxes

• When the number of metal layers is >3, use over-the-cell (OTC) routing
  – Divide the layout region into a grid of global routing cells (gcells)
  – OTC routing makes the locations of cells, obstacles and pins less important
  – Channel and switchbox routing can be used during OTC routing when upper metal layers are blocked (by wide buses, other wires, etc.)

• The capacity of a region is limited by the number of tracks it contains
  – Channels, switchboxes, gcells
• Horizontal and vertical constraint graphs capture constraints that must be satisfied by valid routes

• Simplest algorithms for detailed routing are greedy
  – Every step satisfies immediate constraints with minimal routing cost
  – Use as few bends as possible (doglegs are used when additional bends are needed)
  – Very fast, do a surprisingly good job in many cases
  – Insufficient for congested designs

• Switchbox routing algorithms are usually derived from channel routing algorithms

• Strategy 1: Do not create congested designs and rely on greedy algorithms

• Strategy 2: Accommodate congested designs and develop stronger algorithms
• Variable-pitch wire stacks
  – Not addressed in the literature until 2008

• Satisfying more complex design rules
  – Min spacing between wires and devices
  – Forbidden pitch rules
  – Antenna rules

• Soft rules
  – Do not need to be satisfied
  – Can improve yield by decreasing the probability of defects

• Redundant vias
  – In case some vias are poorly manufactured

• Redundant wires
  – In case some wires get disconnected