
VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 6 – Detailed Routing





Original Authors:

Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu

Chapter 6 – Detailed Routing

- 6.1 Terminology
- 6.2 Horizontal and Vertical Constraint Graphs
 - 6.2.1 Horizontal Constraint Graphs
 - 6.2.2 Vertical Constraint Graphs
- 6.3 Channel Routing Algorithms
 - 6.3.1 Left-Edge Algorithm
 - 6.3.2 Dogleg Routing
- 6.4 Switchbox Routing
 - 6.4.1 Terminology
 - 6.4.2 Switchbox Routing Algorithms
- 6.5 Over-the-Cell Routing Algorithms
 - 6.5.1 OTC Routing Methodology
 - 6.5.2 OTC Routing Algorithms
- 6.6 Modern Challenges in Detailed Routing






6 Detailed Routing


- The objective of detailed routing is to assign route segments of signal nets to specific routing tracks, vias, and metal layers in a manner consistent with given global routes of those nets
- Similar to global routing
 - Use physical wires to do connections
 - Estimating the wire resistance and capacitance, which determines whether the design meets timing requirements
- Detailed routing techniques are applied within routing regions, such as
 - channels (Sec. 6.3), switchboxes (Sec. 6.4), and global routing cells (Sec. 6.5)
- Detailed routers must account for manufacturing rules and the impact of manufacturing faults (Sec. 6.6)

- **Detailed Routing Stages**
 - Assign routing tracks
 - Perform entire routing no open connection left
 - Search and repair resolving all the physical design rules
 - Perform optimizations, e.g. add redundant vias (reduce resistivity, better yield)

Global Routing




Detailed Routing




Horizontal Segment Vertical Segment


■ Via




Channel Routing



Two-Layer Channel Routing




Three-Layer OTC Routing OTC: Over the cell











Horizontal Constraint

- Assumption: <u>one</u> layer for horizontal routing
- A horizontal constraint exists between two nets if their horizontal segments overlap




Vertical Constraint

- A vertical constraint exists between two nets if they have pins in the same column
- → The vertical segment coming from the top must "stop" before overlapping
 with the vertical segment coming from the bottom in the same column



Vertically constrained without conflict




Vertically constrained with a vertical conflict

6.2 Horizontal and Vertical Constraint Graphs

- 6.1 Terminology
- → 6.2 Horizontal and Vertical Constraint Graphs
 - 6.2.1 Horizontal Constraint Graphs
 - 6.2.2 Vertical Constraint Graphs
 - 6.3 Channel Routing Algorithms
 - 6.3.1 Left-Edge Algorithm
 - 6.3.2 Dogleg Routing
 - 6.4 Switchbox Routing
 - 6.4.1 Terminology
 - 6.4.2 Switchbox Routing Algorithms
 - 6.5 Over-the-Cell Routing Algorithms
 - 6.5.1 OTC Routing Methodology
 - 6.5.2 OTC Routing Algorithms
 - 6.6 Modern Challenges in Detailed Routing

6.2 Horizontal and Vertical Constraint Graphs

- The relative positions of nets in a channel routing instance can be modeled by horizontal and vertical constraint graphs
- These graphs are used to
 - initially predict the minimum number of tracks that are required
 - detect potential routing conflicts




- Let S(col) denote the set of nets that pass through column col
- *S*(*col*) contains all nets that either (1) are connected to a pin in column *col* or (2) have pin connections to both the left and right of *col*
- Since horizontal segments cannot overlap, each net in S(col) must be assigned to a different track in column col
- *S*(*col*) represents the lower bound on the number of tracks in colum *col*; lower bound of the channel height is given by maximum cardinality of any *S*(*col*)

Column
$$a$$
 b c d e f g h i j k 0 B D E B F G 0 D 0 0

A C E C E A F H 0 H G



S(a) S(b) S(c) S(d) S(e) S(f) S(g) S(h) S(i) S(j) S(k) $0 \quad B \quad D \quad E \quad B \quad F \quad G \quad 0 \quad D \quad 0 \quad 0$



$$S(a) = \{A\}$$

$$S(b) = \{A,B,C\}$$

$$S(c) = \{A,B,C,D,E\}$$

$$S(d) = \{A,B,C,D,E\}$$

$$S(e) = \{A, B, D, E\}$$

$$S(f) = \{A, D, F\}$$

$$S(g) = \{D, F, G\}$$

$$S(h) = \{D, G, H\}$$


$$S(i) = \{D,G,H\}$$

$$S(j) = \{G, H\}$$

$$S(k) = \{G\}$$


Column a b c d e f g h i j k
$$0 \quad B \quad D \quad E \quad B \quad F \quad G \quad 0 \quad D \quad 0 \quad 0$$
 A C E C E A F H 0 H G






$$S(a) = \{A\}$$

 $S(b) = \{A,B,C\}$
 $S(c) = \{A,B,C,D,E\}$
 $S(d) = \{A,B,C,D,E\}$
 $S(e) = \{A,B,D,E\}$
 $S(f) = \{A,D,F\}$
 $S(g) = \{D,F,G\}$
 $S(h) = \{D,G,H\}$
 $S(i) = \{D,G,H\}$
 $S(j) = \{G,H\}$
 $S(k) = \{G\}$







S(c)	S(f)	S(g)	S(i)
Α		G	
В	F		Н
С			
D			
E			

Column a b c d e f g h i j k
$$0 ext{ B D E B F G 0 D 0 0}$$


Lower bound on the number of tracks = 5









Graphical Representation




A directed edge e(i,j) ∈ E connects nodes i and j
 if the horizontal segment of net i must be located above net j





































Vertical Constraint Graph (VCG)


Note: an edge that can be derived by transitivity is not included, such as edge (*B*,*C*)

























6.3 Channel Routing Algorithms

- 6.1 Terminology
- 6.2 Horizontal and Vertical Constraint Graphs
 - 6.2.1 Horizontal Constraint Graphs
 - 6.2.2 Vertical Constraint Graphs
- 6.3 Channel Routing Algorithms
 - 6.3.1 Left-Edge Algorithm
 - 6.3.2 Dogleg Routing
 - 6.4 Switchbox Routing
 - 6.4.1 Terminology
 - 6.4.2 Switchbox Routing Algorithms
 - 6.5 Over-the-Cell Routing Algorithms
 - 6.5.1 OTC Routing Methodology
 - 6.5.2 OTC Routing Algorithms
 - 6.6 Modern Challenges in Detailed Routing


6.3.1 Left-Edge Algorithm


- Based on the VCG and the zone representation, greedily maximizes the usage of each track
 - VCG: assignment order of nets to tracks
 - Zone representation: determines which nets may share the same track
- Each net uses only one horizontal segment (trunk)

6.3.1 Left-Edge Algorithm


Input: channel routing instance *CR* **Output:** track assignments for each net


```
curr track = 1
                                              // start with topmost track
nets unassigned = Netlist
while (nets unassigned != Ø)
                                              // while nets still unassigned
   VCG = VCG(CR)
                                              // generate VCG and zone
  ZR = ZONE\_REP(CR)
                                              // representation
   SORT(nets unassigned,start column)
                                              // find left-to-right ordering
                                              // of all unassigned nets
  for (i =1 to |nets_unassigned|)
     curr_net = nets_unassigned[i]
     if (PARENTS(curr net) == \emptyset &&
                                              // if curr net has no parent
         (TRY ASSIGN(curr net,curr track)) // and does not cause
                                              // conflicts on curr track,
         ASSIGN(curr net,curr track)
                                              // assign curr- net
         REMOVE(nets unassigned,curr net)
   curr track = curr track + 1
                                              // consider next track
```






1. Generate VCG and zone representation









- 2. Consider next track
- 3. Find left-to-right ordering of all unassigned nets If *curr_net* has no parents and does not cause conflicts on *curr_track* assign *curr_net*

4. Delete placed nets (A, J) in VCG and zone representation









- 2. Consider next track
- 3. Find left-to-right ordering of all unassigned nets If curr_net has no parents and does not cause conflicts on curr_track assign curr_net

curr_track = 2: Net D

4. Delete placed nets (D) in VCG and zone representation







- 2. Consider next track
- 3. Find left-to-right ordering of all unassigned nets If *curr_net* has no parents and does not cause conflicts on *curr_track* assign *curr_net*

curr_track = 3: Net E Net G

4. Delete placed nets (*E*, *G*) in VCG and zone representation






- 2. Consider next track
- 3. Find left-to-right ordering of all unassigned nets If *curr_net* has no parents and does not cause conflicts on *curr_track* assign *curr_net*


curr_track = 4: Net C Net F Net I

4. Delete placed nets (C, F, I) in VCG and zone representation










- 2. Consider next track
- 3. Find left-to-right ordering of all unassigned nets If curr_net has no parents and does not cause conflicts on curr_track assign curr_net


curr_track = 5: Net B Net H

4. Delete placed nets (B, H) in VCG and zone representation




Routing result


- Improving left-edge algorithm by net splitting
- Two advantages:
 - Alleviates conflicts in VCG
 - Number of tracks can often be reduced




Conflict alleviation using a dogleg





Track reduction using a dogleg







- Splitting p-pin nets (p > 2) into p 1 horizontal segments
- Net splitting occurs only in columns that contain a pin of the given net
- After net splitting, the algorithm follows the left-edge algorithm












Channel routing problem

VCG without net splitting





VCG with net splitting




Channel routing solution

6.4 Switchbox Routing

- 6.1 Terminology
- 6.2 Horizontal and Vertical Constraint Graphs
 - 6.2.1 Horizontal Constraint Graphs
 - 6.2.2 Vertical Constraint Graphs
- 6.3 Channel Routing Algorithms
 - 6.3.1 Left-Edge Algorithm
 - 6.3.2 Dogleg Routing
- 6.4 Switchbox Routing
 - 6.4.1 Terminology
 - 6.4.2 Switchbox Routing Algorithms
 - 6.5 Over-the-Cell Routing Algorithms
 - 6.5.1 OTC Routing Methodology
 - 6.5.2 OTC Routing Algorithms
 - 6.6 Modern Challenges in Detailed Routing

6.4 Switchbox Routing



- Fixed dimensions and pin connections on all four sides
- Defined by four vectors TOP, BOT, LEFT, RIGHT
- Switchbox routing algorithms are usually derived from (greedy) channel routing algorithms


6.4 Switchbox Routing

6.4 Switchbox Routing – Example

TOP =
$$(1, 2, ..., 7) = [0, D, F, H, E, C, C]$$

BOT = $(1, 2, ..., 7) = [0, 0, G, H, B, B, H]$
LEFT = $(1, 2, ..., 6) = [A, 0, D, F, G, 0]$
RIGHT = $(1, 2, ..., 6) = [B, H, A, C, E, C]$


Column



6.4 Switchbox Routing – Example


TOP =
$$(1, 2, ..., 7) = [0, D, F, H, E, C, C]$$

BOT = $(1, 2, ..., 7) = [0, 0, G, H, B, B, H]$
LEFT = $(1, 2, ..., 6) = [A, 0, D, F, G, 0]$
RIGHT = $(1, 2, ..., 6) = [B, H, A, C, E, C]$




- 6.1 Terminology
- 6.2 Horizontal and Vertical Constraint Graphs
 - 6.2.1 Horizontal Constraint Graphs
 - 6.2.2 Vertical Constraint Graphs
- 6.3 Channel Routing Algorithms
 - 6.3.1 Left-Edge Algorithm
 - 6.3.2 Dogleg Routing
- 6.4 Switchbox Routing
 - 6.4.1 Terminology
 - 6.4.2 Switchbox Routing Algorithms
- → 6.5 Over-the-Cell Routing Algorithms
 - 6.5.1 OTC Routing Methodology
 - 6.5.2 OTC Routing Algorithms
 - 6.6 Modern Challenges in Detailed Routing

- Standard cells are placed back-to-back or without routing channels
- Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)




Back to back




Without routing channels

- Standard cells are placed back-to-back or without routing channels
- Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)




- Standard cells are placed back-to-back or without routing channels
- Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)



- Standard cells are placed back-to-back or without routing channels
- Metal layers are usually represented by a coarse routing grid made up of global routing cells (gcells)
- Layers that are not obstructed by standard cells are typically used for over-the-cell (OTC) routing
- Nets are globally routed using gcells and then detail-routed


Three-layer approach


Metal3 is used for over-the-cell (OTC) routing



Three-layer approach

Metal3 is used for over-the-cell (OTC) routing






- 6.1 Terminology
- 6.2 Horizontal and Vertical Constraint Graphs
 - 6.2.1 Horizontal Constraint Graphs
 - 6.2.2 Vertical Constraint Graphs
- 6.3 Channel Routing Algorithms
 - 6.3.1 Left-Edge Algorithm
 - 6.3.2 Dogleg Routing
- 6.4 Switchbox Routing
 - 6.4.1 Terminology
 - 6.4.2 Switchbox Routing Algorithms
- 6.5 Over-the-Cell Routing Algorithms
 - 6.5.1 OTC Routing Methodology
 - 6.5.2 OTC Routing Algorithms
- → 6.6 Modern Challenges in Detailed Routing

- Manufacturers today use different configurations of metal layers and widths to accommodate high-performance designs
- Detailed routing is becoming more challenging, for example:
 - Vias connecting wires of different widths inevitably block additional routing resources on the layer with the smaller wire pitch
 - Advanced lithography techniques used in manufacturing require stricter enforcement of preferred routing direction on each layer


- Semiconductor manufacturing yield is a key concern in detailed routing
 - Redundant vias and wiring segments as backups (via doubling and non-tree routing)
 - Manufacturability constraints (design rules) become more restrictive
 - Forbidden pitch rules prohibit routing wires at certain distances apart,
 but allows smaller or greater spacings
- Detailed routers must account for manufacturing rules and the impact of manufacturing faults
 - Via defects: via doubling during or after detailed routing
 - Interconnect defects: add redundant wires to already routed nets
 - Antenna-induced defects: detailed routers limit the ratio of metal to gate area on each metal layer

Antenna Effect



Source: http://en.wikipedia.org/wiki/Antenna effect

Antenna Effect Fix



Source: http://en.wikipedia.org/wiki/Antenna effect

Summary of Chapter 6 – Context

- Detailed routing is invoked after global routing
- Usually takes about as much time as global routing
 - For heavily congested designs can take much longer
- Generates specific track assignments for each connection
 - Tries to follow "suggestions" made by global routing, but may alter them if necessary
 - A small number of failed global routed (disconnected, overcapacity)
 can be tolerated
- More affected by technology & manufacturing constraints than global routing
 - Must satisfy design rules

Summary of Chapter 6 – Routing Regions

- Breaks down the layout area into regions
 - Channels have net terminals (pins) on two sides
 - Switch-boxes have terminals on four sides
 - Channels are joined at switchboxes
- When the number of metal layers is >3, use over-the-cell (OTC) routing
 - Divide the layout region into a grid of global routing cells (gcells)
 - OTC routing makes the locations of cells, obstacles and pins less important
 - Channel and switchbox routing can be used during OTC routing when upper metal layers are blocked (by wide buses, other wires, etc.)
- The capacity of a region is limited by the number of tracks it contains
 - Channels, switchboxes, gcells

Summary of Chapter 6 – Algorithms and Data Structures

- Horizontal and vertical constraint graphs capture constraints that must be satisfied by valid routes
- Simplest algorithms for detailed routing are greedy
 - Every step satisfies immediate constraints with minimal routing cost
 - Use as few bends as possible (doglegs are used when additional bends are needed)
 - Very fast, do a surprisingly good job in many cases
 - Insufficient for congested designs
- Switchbox routing algorithms are usually derived from channel routing algorithms
- Strategy 1: Do not create congested designs and rely on greedy algorithms
- Strategy 2: Accommodate congested designs and develop stronger algorithms

Summary of Chapter 6 – Modern Challenges

- Variable-pitch wire stacks
 - Not addressed in the literature until 2008.
- Satisfying more complex design rules
 - Min spacing between wires and devices
 - Forbidden pitch rules
 - Antenna rules
- Soft rules
 - Do not need to be satisfied
 - Can improve yield by decreasing the probability of defects
- Redundant vias
 - In case some vias are poorly manufactured
- Redundant wires
 - In case some wires get disconnected