

Table of Contents

1	Introduction.....	3
1.1	Electronic Design Automation (EDA).....	4
1.2	VLSI Design Flow.....	7
1.3	VLSI Design Styles	11
1.4	Layout Layers and Design Rules.....	16
1.5	Physical Design Optimizations	18
1.6	Algorithms and Complexity	20
1.7	Graph Theory Terminology	24
1.8	Common EDA Terminology	26
	Chapter 1 References	30
2	Netlist and System Partitioning	33
2.1	Introduction.....	33
2.2	Terminology.....	34
2.3	Optimization Goals.....	35
2.4	Partitioning Algorithms	36
2.4.1	Kernighan-Lin (KL) Algorithm	36
2.4.2	Extensions of the Kernighan-Lin Algorithm	41
2.4.3	Fiduccia-Mattheyses (FM) Algorithm.....	41
2.5	A Framework for Multilevel Partitioning	47
2.5.1	Clustering	48
2.5.2	Multilevel Partitioning	48
2.6	System Partitioning onto Multiple FPGAs.....	50
	Chapter 2 Exercises	53
	Chapter 2 References	54
3	Chip Planning	57
3.1	Introduction to Floorplanning	58
3.2	Optimization Goals in Floorplanning.....	59
3.3	Terminology.....	61
3.4	Floorplan Representations.....	63
3.4.1	Floorplan to a Constraint-Graph Pair.....	63
3.4.2	Floorplan to a Sequence Pair	64
3.4.3	Sequence Pair to a Floorplan	65
3.5	Floorplanning Algorithms	68
3.5.1	Floorplan Sizing	69
3.5.2	Cluster Growth	73
3.5.3	Simulated Annealing.....	77
3.5.4	Integrated Floorplanning Algorithms.....	81
3.6	Pin Assignment	82
3.7	Power and Ground Routing	86
3.7.1	Design of a Power-Ground Distribution Network	87
3.7.2	Planar Routing	87
3.7.3	Mesh Routing.....	89
	Chapter 3 Exercises	91
	Chapter 3 References	92

4	Global and Detailed Placement	95
4.1	Introduction.....	95
4.2	Optimization Objectives	96
4.3	Global Placement.....	103
4.3.1	Min-Cut Placement	104
4.3.2	Analytic Placement	110
4.3.3	Simulated Annealing.....	117
4.3.4	Modern Placement Algorithms	120
4.4	Legalization and Detailed Placement	122
	Chapter 4 Exercises	125
	Chapter 4 References	126
5	Global Routing.....	131
5.1	Introduction.....	131
5.2	Terminology and Definitions	133
5.3	Optimization Goals.....	136
5.4	Representations of Routing Regions.....	138
5.5	The Global Routing Flow	140
5.6	Single-Net Routing	141
5.6.1	Rectilinear Routing.....	141
5.6.2	Global Routing in a Connectivity Graph	146
5.6.3	Finding Shortest Paths with Dijkstra's Algorithm.....	149
5.6.4	Finding Shortest Paths with A* Search	154
5.7	Full-Netlist Routing.....	155
5.7.1	Routing by Integer Linear Programming	155
5.7.2	Rip-Up and Reroute (RRR)	158
5.8	Modern Global Routing	160
5.8.1	Pattern Routing	161
5.8.2	Negotiated Congestion Routing.....	162
	Chapter 5 Exercises.....	164
	Chapter 5 References	165
6	Detailed Routing.....	169
6.1	Terminology.....	169
6.2	Horizontal and Vertical Constraint Graphs	172
6.2.1	Horizontal Constraint Graphs	172
6.2.2	Vertical Constraint Graphs.....	173
6.3	Channel Routing Algorithms	175
6.3.1	Left-Edge Algorithm	175
6.3.2	Dogleg Routing	178
6.4	Switchbox Routing	180
6.4.1	Terminology	180
6.4.2	Switchbox Routing Algorithms.....	181
6.5	Over-the-Cell Routing Algorithms	182
6.5.1	OTC Routing Methodology	183
6.5.2	OTC Routing Algorithms.....	184
6.6	Modern Challenges in Detailed Routing	185
	Chapter 6 Exercises.....	187
	Chapter 6 References	188

7	Specialized Routing	191
7.1	Introduction to Area Routing	191
7.2	Net Ordering in Area Routing	193
7.3	Non-Manhattan Routing	195
7.3.1	Octilinear Steiner Trees	195
7.3.2	Octilinear Maze Search	197
7.4	Basic Concepts in Clock Networks	197
7.4.1	Terminology	198
7.4.2	Problem Formulations for Clock-Tree Routing	201
7.5	Modern Clock Tree Synthesis	203
7.5.1	Constructing Trees with Zero Global Skew	203
7.5.2	Clock Tree Buffering in the Presence of Variation	212
	Chapter 7 Exercises	215
	Chapter 7 References	217
8	Timing Closure	221
8.1	Introduction	221
8.2	Timing Analysis and Performance Constraints	223
8.2.1	Static Timing Analysis	224
8.2.2	Delay Budgeting with the Zero-Slack Algorithm	229
8.3	Timing-Driven Placement	233
8.3.1	Net-Based Techniques	234
8.3.2	Embedding STA into Linear Programs for Placement	237
8.4	Timing-Driven Routing	239
8.4.1	The Bounded-Radius, Bounded-Cost Algorithm	240
8.4.2	Prim-Dijkstra Tradeoff	241
8.4.3	Minimization of Source-to-Sink Delay	242
8.5	Physical Synthesis	244
8.5.1	Gate Sizing	244
8.5.2	Buffering	245
8.5.3	Netlist Restructuring	246
8.6	Performance-Driven Design Flow	250
8.7	Conclusions	258
	Chapter 8 Exercises	260
	Chapter 8 References	262
A	Solutions to Chapter Exercises	267
	Chapter 2: Netlist and System Partitioning	267
	Chapter 3: Chip Planning	270
	Chapter 4: Global and Detailed Placement	273
	Chapter 5: Global Routing	276
	Chapter 6: Detailed Routing	280
	Chapter 7: Specialized Routing	284
	Chapter 8: Timing Closure	292
B	Example CMOS Cell Layouts	299