Xilinx Logo 
HomeProductsSupportEducationOnline StoreContact
  |  Silicon Solutions  |  Design Resources  |  Services  |  Documentation  |  



Advanced

 Configuration Solutions
 Connectivity Central
 DSP Central
 Design Tools Center
 High-Speed Design
 Intellectual Property
 Memory Corner
 Partnerships
 Power Central
 Processor Central
  Controllers
  Embedded Design Products
  Embedded Design Technologies
  Hard Processors
  Processor IP and Bus Interfaces
  Resources
  Soft Processors
   Companion Processors
   MicroBlaze™
   PicoBlaze™
 Signal Integrity

 

Home : Products and Services : Design Resources : Processor Central : Soft Processors : PicoBlaze


PicoBlaze



PicoBlaze is a fully embedded 8-bit microcontroller macro for the Virtex™ and Spartan™ series of FPGAs and CoolRunner™-II CPLDs. The PicoBlaze reference designs support 57 to 59 different 16- or 18-bit instructions, 8 to 32 general-purpose byte-wide registers, up to 256 directly and indirectly addressable ports, reset, and a maskable interrupt. The PicoBlaze controller for Spartan-3, Virtex-4, Virtex-II, and Virtex-II Pro also include 64 bytes of scratchpad RAM.
 
PicoBlaze for Spartan-3, Virtex-4, Virtex-II, and Virtex-II Pro FPGAs
This version of PicoBlaze is designed for Spartan-3, Virtex-4, Virtex-II, and Virtex-II Pro FPGAs. It supports an 18-bit instruction, 16 general-purpose byte-wide registers, 64 bytes of scratchpad RAM, and 31-entry stack.
PicoBlaze for Virtex, Virtex-E, Spartan-II and Spartan-IIE FPGAs
This version of PicoBlaze is designed for Virtex, Virtex-E, Spartan-II and Spartan-IIE FPGAs. It has a 16-bit instruction, 16 general purpose 8-bit registers, and 15-entry stack.
PicoBlaze for Virtex-II and Virtex-II Pro FPGAs
This version of PicoBlaze is designed for Virtex-II and Virtex-II Pro FPGAs. It has an 18-bit instruction, 32 general purpose 8-bit registers, and 31-entry stack.
PicoBlaze for CoolRunner-II CPLDs
This version of PicoBlaze is designed for CoolRunner-II CPLDs. It has a 16-bit instruction, 8 general purpose 8-bit registers, and 4-entry stack.

 Trademarks
Legal Information
Privacy Policy
| Silicon Solutions | Design Resources | Services | Documentation |
| Home | Products and Services | End Markets | Support | Education | Online Store | Contact |
(C) Copyright 1994-2004 Xilinx, Inc. All Rights Reserved