[logo]

Home
Contact/Register
Search

VeriPool
 Native Tools
.. Dinotrace
.. Gspice
.. Make::Cache
.. Nicercizer
.. P4::C4
.. Schedule::Load
.. Synop-modes
.. SystemPerl
.. Verilator
.. Verilog-mode
.. Verilog-Perl
.. Verilog-Pli
.. Voneline
.. Vpm
.. Vregs
.. Vrename
 External Tools
.. PD Cad List
 Other
.. Corporate Links
.. Other Links

Verilog-Mode

by Michael McNamara (Indentation, Highlighting, etc) and Wilson Snyder (AUTO features)
[example code]

<->

<->

<->

<->

<->

<->

<->

<->

<->

<->

[output code]

Summary

verilog-mode.el is a mode for GNU Emacs-21 which highlights, auto indents, and provides macro expansion capabilities.

Documentation

Change History/NEWS

Verilog-mode was presented by Wilson Snyder at the 2001 San Jose Synopsys User's Group meeting. The paper is titled Verilog-Mode: Reducing the Veri-Tedium.

Technical Paper
Presentation Slides

Download

Michael McNamara distributes the latest version, obtain it from his verilog-mode site.

New in 3.11.1.3: You can insert AUTOS in non-AUTO designs! See the change history.

The **BETA** version under development is found here:

or, in .gz format:

Note most browsers will truncate these files if you click on the link to open it. Instead, right-click and "Save As" verilog-mode.el.

Prerequisites

verilog-mode.el runs on any operating system with the following programs:

Tested On

verilog-mode.el will work on any system running GNU Emacs 19-21, and many other Emacs flavors.

This page maintained by . Copyright © 2005 by W Snyder. All Rights Reserved.