





## Low-Power Library Cells

- Development of **low-power standard cell library** to facilitate design of low-power system using high-level synthesis tools
- Target tools:
  - ◆ Simulation / Synthesis tool: Synopsys Design\_Analyzer
  - ◆ Place-and-route tool: Cadence Silicon Ensemble
- Flow of Library Development:



## Target Cells and Technology

- Static Complementary CMOS
  - ◆ Robustness
  - ◆ flexibility in power reduction strategy
- TSMC 0.25 $\mu$ m, 2.5V, five metal layers
- Equalization of rise/fall delays for glitch reduction



D Flip-Flop with async. set-reset  
size: 24.9 $\times$ 31.2 $\mu$ m  
Power: 219mW at 400MHz  
Clock Capacitance: 29.5fF