List of Publications

Last updated 12/19/04

Many of the papers below have been made available in PDF format as a courtesy. Please be aware that all papers are copyrighted by the organization responsible for the corresponding conference or journal.

Books

  1. D. J. Lilja and S. S. Sapatnekar, Designing Digital Computing Systems With the Verilog Hardware Description Language, Cambridge University Press, Cambridge, UK, 2005.
  2. S. S. Sapatnekar, Timing, Kluwer Academic Publishers, Boston, MA, 2004.
  3. B. Lu, D.-Z. Du, and S. S. Sapatnekar, editors, Layout Optimization in VLSI Design, Kluwer Academic Publishers, Boston, MA, 2001.
  4. N. Maheshwari and S. S. Sapatnekar, Timing Analysis and Optimization of Sequential Circuits, Kluwer Academic Publishers, Boston, MA, 1999.
  5. S. S. Sapatnekar and S. M. Kang, Design Automation for Timing-Driven Layout Synthesis, Kluwer Academic Publishers, Boston, MA, 1993.

Book Chapters

  1. S. S. Sapatnekar, "Convex Optimization," in The Wiley Encyclopedia of Computer Science and Engineering, J. G. Webster, ed., John Wiley and Sons, New York, NY (in press).
  2. J. Hu and S. S. Sapatnekar, "Non-Hanan Optimization for Global VLSI Interconnect," in Layout Optimizations in VLSI Design, B. Lu, D.-Z. Du, and S. S. Sapatnekar, ed., Kluwer Academic Publishers, Boston, MA, 2001.
  3. S. S. Sapatnekar, "Circuit Optimization," in The Wiley Encyclopedia of Electrical and Electronics Engineering, J. G. Webster, ed., John Wiley and Sons, New York, NY, 2001.
  4. S. S. Sapatnekar, "Convex Optimization," in The Wiley Encyclopedia of Electrical and Electronics Engineering, J. G. Webster, ed., Vol. 4, John Wiley, New York, NY, 1999.
  5. S. S. Sapatnekar, "Design by Optimization," in The Circuits and Filters Handbook, ed. W.-K. Chen, CRC Press, 1995.

Journal Publications

  1. H. Qian, S. R. Nassif, and S. S. Sapatnekar, "Early-stage Power Grid Analysis for Uncertain Working Modes," accepted for publication in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004.
  2. H. Chang and S. S. Sapatnekar, "Statistical Timing Analysis Under Spatial Correlations," accepted for publication in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004.
  3. H. Qian, S. R. Nassif, and S. S. Sapatnekar, "Power Grid Analysis using Random Walks," accepted for publication in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004.
  4. R. S. Shelar, S. S. Sapatnekar, P. Saxena, and X. Wang, "A Predictive Distributed Congestion Metric with Appication to Technology Mapping," accepted for publication in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004.
  5. J. Singh and S. S. Sapatnekar, "Congestion-Aware Topology Optimization of Structured Power/Ground Networks," accepted for publication in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004.
  6. H. Su, J. Hu, S. S. Sapatnekar, and S. R. Nassif, "A Methodology for the Simultaneous Design of Supply and Signal Networks," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, No. 12, pp. 1614 - 1624, December 2004.
  7. V. Sundararajan, S. S. Sapatnekar, and K. K. Parhi, "A New Approach for Integration of Min-Area Retiming and Min-Delay Padding for Simultaneously Addressing Short-path and Long-path Constraints," ACM Transactions on Design Automation of Electronic Systems, Vol. 9, No. 3, pp. 273 - 289, July 2004.
  8. S. K. Karandikar and S. S. Sapatnekar, "Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect," IEEE Transactions on VLSI Systems, Vol. 11, No. 9, pp. 1094 - 1105, December 2003.
  9. H. Su, K. Gala, and S. S. Sapatnekar, "Analysis and Optimization of Structured Power/Ground Networks," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 11, pp. 1533 - 1544, November 2003.
  10. S. S. Sapatnekar and H. Su, "Analysis and Optimization of Power Grids," IEEE Design and Test (Special Issue on Power Supply and Analysis for IC's), Vol. 20, No. 3, pp. 7 - 15, May-June 2002.
  11. C. J. Alpert, J. Hu, S. S. Sapatnekar, and P. Villarrubia, "A Practical Methodology for Early Buffer and Wire Resource Allocation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 5, pp. 573 - 583, May 2003.
  12. H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layout Designs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 4, pp. 428 - 436, April 2003.
  13. H. Hu, D. T. Blaauw, V. Zolotov, K. Gala, M. Zhao, R. Panda, and S. S. Sapatnekar, "Fast On-Chip Inductance Simulation using a Precorrected-FFT Method," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 1, pp. 49 - 61, January 2003.
  14. H. Hu and S. S. Sapatnekar, "Efficient Inductance Extraction using Circuit-Aware Techniques," IEEE Transactions on VLSI Systems, Vol. 10, No. 6, pp. 746 - 761, December 2002.
  15. J. Hu and S. S. Sapatnekar, "A Timing-constrained Simultaneous Global Routing Algorithm,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 9, pp. 1025 - 1036, September 2002.
  16. J. Pangjun and S. S. Sapatnekar, "Low Power Clock Distribution using Multiple Voltages and Reduced Swings," IEEE Transactions on VLSI Systems, Vol. 10, No. 3, pp. 309 - 318, June 2002.
  17. J. Hu and S. S. Sapatnekar, "Performance Driven Global Routing Through Gradual Refinement," VLSI Design (Special Issue on Timing Analysis and Optimization for Deep Sub-Micron ICs), Vol. 15, No. 3, pp. 595 - 604, 2002.
  18. V. Sundararajan, S. S. Sapatnekar, and K. K. Parhi, "Fast and Exact Transistor Sizing Based on Iterative Relaxation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 5, pp. 568 - 581, May 2002.
  19. S. Raman, S. S. Sapatnekar, and C. J. Alpert, "Probability-driven Routing in a Datapath Environment," Integration: The VLSI Journal, Vol. 31, No. 2, pp. 159 - 182, May 2002.
  20. M. Zhao and S. S. Sapatnekar, "Technology Mapping Algorithms for Domino Logic," ACM Transactions on Design Automation of Electronic Systems, Vol. 7, No. 2, pp. 306 - 335, April 2002.
  21. M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. T. Blaauw, "Hierarchical Analysis of Power Distribution Networks," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 2, pp. 159 - 168, Feb 2002.
  22. C. J. Alpert, M. Hrkic, J. Hu, A. B. Kahng, J. Lillis, B. Liu, S. T. Quay, S. S. Sapatnekar, A. J. Sullivan, and P. Villarubia, "Buffered Steiner Trees for Difficult Instances," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 1, pp. 3 - 14, Jan 2002.
  23. J. Hu and S. S. Sapatnekar, "A Survey on Multi-net Global Routing for Integrated Circuits," Integration: The VLSI Journal, Vol. 31, No. 1, pp. 1 - 49, November 2001.
  24. Y. Jiang, S. S. Sapatnekar and C. Bamji, "Technology Mapping for High Performance Static CMOS and Pass Transistor Logic Designs," IEEE Transactions on VLSI Systems, Vol. 9, No. 5, pp. 577 - 589, October 2001.
  25. M. Kuhlmann and S. S. Sapatnekar, "Exact and Efficient Crosstalk Estimation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 7, pp. 858 - 866, July 2001.
  26. C. J. Alpert, G. Gandham, J. Hu, J. L. Neves, S. T. Quay and S. S. Sapatnekar, "A Steiner Tree Construction for Buffers, Blockages and Bays," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 4, pp. 556 - 562, April 2001.
  27. M. Zhao and S. S. Sapatnekar, "Timing-driven Partitioning and Timing Optimization of Mixed Static-Domino Implementations," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 11, pp. 1322 - 1336, November 2000.
  28. K. Kasamsetty, M. Ketkar and S. S. Sapatnekar, "A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 7, pp. 779 - 788, July 2000.
  29. S. S. Sapatnekar, "A Timing Model Incorporating the Effect of Crosstalk on Delay and its Application to Optimal Channel Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 5, pp. 550 - 559, May 2000.
  30. J. Hu and S. S. Sapatnekar, "Algorithms for Non-Hanan-based Optimization for VLSI Interconnect under a Higher Order AWE Model," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 4, pp. 446 - 458, April 2000.
  31. S. S. Sapatnekar and W. Chuang, "Power-Delay Optimizations in Gate Sizing," ACM Transactions on Design Automation of Electronic Systems, Vol. 5, No. 1, pp. 98 - 114, January 2000.
  32. N. Maheshwari and S. S. Sapatnekar, "Optimizing Large Multiphase Level-Clocked Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 9, pp. 1249 - 1264, September 1999.
  33. N. Maheshwari and S. S. Sapatnekar, "Retiming Control Logic," Integration: The VLSI Journal, Vol. 28, No. 1, pp. 33 - 53, September 1999.
  34. H. Hou, J. Hu and S. S. Sapatnekar, "NonHanan Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 4, pp. 436 - 444, April 1999.
  35. Y. Jiang, S. S. Sapatnekar, C. Bamji and J. Kim, "Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization," IEEE Transactions on VLSI Systems, Vol. 6, No. 4, pp. 625 - 633, December 1998.
  36. J. C. Shah, A. A. Younis, S. S. Sapatnekar and M. M. Hassoun, "An Algorithm for Simulating Power/Ground Networks using Pade' Approximants and its Symbolic Implementation," IEEE Transactions on Circuits and Systems II, Vol. 45, No. 10, pp. 1372 - 1382, October 1998.
  37. N. Maheshwari and S. S. Sapatnekar, "Efficient Retiming of Large Circuits," IEEE Transactions on VLSI Systems, Vol. 6, No. 1, pp. 74 - 83, March 1998.
  38. H. Sathyamurthy, S. S. Sapatnekar, and J. P. Fishburn, "Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 2, pp. 173 - 182, February 1998.
  39. D. Lehther and S. S. Sapatnekar, "Moment-based techniques for RLC clock tree construction," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, No. 1, pp. 69 - 79, January 1998.
  40. S. Ramaswamy, S. Sapatnekar, and P. Banerjee, "A Framework for Exploiting Data and Functional Parallelism on Distributed Memory Multicomputers," IEEE Transactions on Parallel and Distributed Systems. Vol. 8, No. 11, pp. 1098 - 1116, November 1997
  41. S. S. Sapatnekar and R. B. Deokar, "Utilizing the Retiming-Skew Equivalence in a Practical Algorithm for Retiming Large Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 15, No. 10, pp. 1237 - 1248, October 1996.
  42. P. K. Sancheti and S. S. Sapatnekar, "Optimal Design of Macrocells for Low Power and High Speed," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 15, No. 9, pp. 1160 - 1166, September 1996.
  43. S. S. Sapatnekar, "Wire Sizing as a Convex Optimization Problem: Exploring the Area Delay Tradeoff," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 8, pp. 1001 - 1011, August 1996.
  44. W. Chuang, S. S. Sapatnekar, and I. N. Hajj, "Timing and Area Optimization for Standard-Cell VLSI Circuit Design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 3, pp. 308 - 320, March 1995.
  45. S. S. Sapatnekar, P. M. Vaidya, and S. M. Kang, "Convexity-based Algorithms for Design Centering," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 12, pp. 1536 - 1549, December 1994.
  46. S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, "An Exact Solution to the Transistor Sizing Problem for CMOS Circuits using Convex Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 11, pp. 1621 - 1634, November 1993.
  47. S. S. Sapatnekar and V. B. Rao, "A Transistor Sizing Tool for CMOS Circuits,"Journal of Semicustom IC's, Vol. 8, No. 2, pp. 39 - 44, 1990.

Conference/Workshop Publications

  1. J. Singh and S. S. Sapatnekar, "A Fast Algorithm for Power Grid Design," to appear in the Proceedings of the ACM International Symposium on Physical Design, 2005.
  2. R. S. Shelar, P. Saxena, X. Wang, S. S. Sapatnekar, "A Near-optimal Technology Mapping Algorithm Targeting Routing Congestion under Delay Constraints," to appear in the Proceedings of the ACM International Symposium on Physical Design, 2005.
  3. B. Goplen S. S. Sapatnekar, "Thermal Via Placement in 3D ICS," to appear in the Proceedings of the ACM International Symposium on Physical Design, 2005.
  4. Y. Zhan and S. S. Sapatnekar, "Fast Computation of the Temperature Distribution in VLSI Chips Using the Discrete Cosine Transform and Table Look-up," to appear in the Proceedings of the Asia/South Pacific Design Automation Conference, 2005.
  5. T. Zhang and S. S. Sapatnekar, "Buffering Global Interconnects in Structured ASIC Design," to appear in the Proceedings of the Asia/South Pacific Design Automation Conference, 2005.
  6. A. Sultania, D. Sylvester, and S. S. Sapatnekar, "Gate Oxide Leakage Reduction using Transistor and Pin Reordering for Dual Tox Circuits,"
    Proceedings of the IEEE International Conference on Computer Design, pp. 228 - 233, 2004.
  7. T. Zhang and S. S. Sapatnekar, "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing," Proceedings of the IEEE International Conference on Computer Design, pp. 93 - 98, 2004.
  8. H. Qian, J. Kozhaya, S. R. Nassif, and S. S. Sapatnekar, "A Chip-level Electrostatic Discharge Simulation Strategy," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 315 - 318, 2004.
  9. S. K. Karandikar and S. S. Sapatnekar, "Logical Effort Based Technology Mapping," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 419 - 422, 2004.
  10. C. J. Alpert, J. Hu, S. S. Sapatnekar, and C.-N. Sze, "Accurate Estimation of Global Buffer Delay within a Floorplan," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 706 - 711, 2004.
  11. H. Chang, H. Qian, and S. S. Sapatnekar, "The Certainty of Uncertainty: Randomness in Nanometer Design," Lecture Notes in Computer Science (Proceedings of PATMOS), E. Macii, V. Paliouras and O. Koufopavlou, ed., Vol. 3254, pp. 36 - 47, Springer, Berlin, Germany, 2004 (Invited Paper).
  12. Y. Zhan, R. Harjani, and S. S. Sapatnekar, "On the Selection of On-Chip Inductors for the Optimal VCO Design," Proceedings of the IEEE Custom Integrated Circuits Conference, 2004.
  13. V. Nookala and S. S. Sapatnekar, "A Method for Correcting the Functionality of a Wire-Pipelined Circuit," Proceedings of the ACM/IEEE Design Automation Conference, pp. 570 - 575, 2004 (Nominated for Best Paper Award).
  14. A. Sultania, D. Sylvester, and S. S. Sapatnekar, "Tradeoffs between Gate Oxide Leakage and Delay for Dual Tox Circuits," Proceedings of the ACM/IEEE Design Automation Conference, pp. 761 - 766, 2004.
  15. J. Singh and S. S. Sapatnekar, "Topology Optimization of Structured Power/Ground Networks," Proceedings of the ACM International Symposium on Physical Design, pp. 116 - 123, 2004.
  16. H. Qian, S. R. Nassif, and S. S. Sapatnekar, "Early-stage Power Grid Analysis for Uncertain Working Modes," Proceedings of the ACM International Symposium on Physical Design, pp. 132 - 137, 2004.
  17. R. S. Shelar, S. S. Sapatnekar, P. Saxena, and X. Wang, "A Predictive Distributed Congestion and its Application to Technology Mapping," Proceedings of the ACM International Symposium on Physical Design, pp. 210 - 217, 2004.
  18. Y. Zhan and S. S. Sapatnekar, "Optimization of Integrated Spiral Inductors Using Sequential Quadratic Programming," Proceedings of Design and Test in Europe, 2004.
  19. S. K. Karandikar and S. S. Sapatnekar, "Fast Comparison of Circuit Implementations," Proceedings of Design and Test in Europe, 2004.
  20. H. Qian and S. S. Sapatnekar, "Hierarchical random-walk algorithms for power grid analysis, " Proceedings of the Asian and South Pacific Design Automation Conference, pp. 499-504, 2004.
  21. S. S. Sapatnekar, "High-performance Power Grids for Nanometer Technology," Proceedings of the International Conference on VLSI Design, 2004 (Invited paper).
  22. H. Chang and S. S. Sapatnekar, "Statistical Timing Analysis Considering Spatial Correlations Using a Single PERT-like Traversal," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 621 - 625, 2003.
  23. B. Goplen and S. S. Sapatnekar, "Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 86 - 89, 2003.
  24. H. Qian, S. R. Nassif and S. S. Sapatnekar, "Random Walks in a Supply Network," Proceedings of the ACM/IEEE Design Automation Conference, pp. 93 - 98, 2003 (Best paper award).
  25. H. Hu, D. Blaauw, V. Zolotov, K. Gala, M. Zhao, R. Panda, and S. Sapatnekar, "Table Look-up Based Compact Modeling for On-chip Interconnect Timing and Noise Analysis," Proceedings of the IEEE International Symposium on Circuits and Systems, 2003.
  26. G. Chen and S. S. Sapatnekar, "Partition-Driven Standard Cell Thermal Placement," Proceedings of the ACM International Symposium on Physical Design, pp. 75 - 80, 2003.
  27. H. Hu, D. T. Blaauw, V. Zolotov, K. Gala, M. Zhao, R. Panda, and S. S. Sapatnekar, "A Precorrected-FFT Method for Simulating On-chip Inductance," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 221 - 227, 2002.
  28. M. Ketkar and S. S. Sapatnekar, "Standby Power Optimization via Transistor Sizing and Dual Threshold Voltage Assignment," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 375 - 378, 2002.
  29. H. Hu and S. S. Sapatnekar, "Efficient PEEC-based Inductance Extraction using Circuit-Aware Techniques," Proceedings of the IEEE International Conference on Computer Design, pp. 434 - 439, 2002.
  30. H. Su, J. Hu, S. S. Sapatnekar, and S. R. Nassif, "Congestion-driven Codesign of Power and Signal Networks," Proceedings of the ACM/IEEE Design Automation Conference, pp. 64 - 69, 2002.
  31. R. Shelar and S. S. Sapatnekar, "Efficient Layout Synthesis Algorithm for Pass Transistor Logic Circuits," Workshop Notes of the International Workshop on Logic and Synthesis, 2002.
  32. H. Su, S. S. Sapatnekar, and S. R. Nassif, "An Algorithm for Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layouts," Proceedings of the ACM International Symposium on Physical Design, pp. 68 - 73, 2002.
  33. R. S. Shelar and S. S. Sapatnekar, "An Efficient Algorithm for Low Power Pass Transistor Synthesis," Proceedings of the International Conference on VLSI Design/Asia-South Pacific Design Automation Conference, pp. 87 - 92, 2002.
  34. H. Su and S. S. Sapatnekar, "Hybrid Structured Clock Network Construction," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 333 - 336, 2001.
  35. R. S. Shelar and S. S. Sapatnekar, "Recursive Bipartitioning of BDDs for Performance Driven Synthesis of Pass Transistor Logic Circuits," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 449 - 452, 2001.
  36. R. S. Shelar and S. S. Sapatnekar, "BDD Decomposition for the Synthesis of High Performance PTL Circuits," Workshop Notes of the International Workshop on Logic and Synthesis, 2001.
  37. J. Hu and S. S. Sapatnekar, "Performance Driven Global Routing Through Gradual Refinement," Proceedings of the IEEE International Conference on Computer Design, pp. 481 - 483, 2001.
  38. S. K. Karandikar and S. S. Sapatnekar, "Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect," Proceedings of the ACM/IEEE Design Automation Conference, pp. 377 - 382, 2001.
  39. M. Zhao and S. S. Sapatnekar, "A New Structural Pattern Matching Algorithm for Technology Mapping," Proceedings of the ACM/IEEE Design Automation Conference, pp. 371 - 376, 2001 (Nominated for best paper award).
  40. C. J. Alpert, J. Hu, S. S. Sapatnekar and P. Villarrubia, "A Practical Methodology for Early Buffer and Wire Resource Allocation," Proceedings of the ACM/IEEE Design Automation Conference, pp. 189 - 194, 2001 (Best paper award).
  41. H. Hu and S. Sapatnekar, "Circuit-Aware On-Chip Inductance Extraction," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 245 - 248, 2001.
  42. C. J. Alpert, G. Gandham, J. Hu, J. L. Neves, S. T. Quay and S. S. Sapatnekar, "Steiner Tree Optimization for Buffers, Blockages and Bays," Proceedings of the IEEE International Symposium on Circuits and Systems, 2001.
  43. C. J. Alpert, G. Gandham, J. Hu, S. T. Quay, A. J. Sullivan, M. Hrkic, J. Lillis, A. B. Kahng, B. Liu, S. S. Sapatnekar, "Buffered Steiner Trees for Difficult Instances," Proceedings of the ACM International Symposium on Physical Design, pp. 4 - 9, 2001.
  44. M. Ketkar, S. S. Sapatnekar, and P. Patra, "Convexity-Based Optimization for Power-Delay Tradeoff using Transistor Sizing," Proceedings of the IEEE/ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 52 - 57, 2000.
  45. J. Hu and S. S. Sapatnekar, "A Timing-constrained Algorithm for Simultaneous Routing of Multiple Nets," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 99 - 103, 2000.
  46. H. Su, K. Gala and S. S. Sapatnekar, "Fast Analysis and Optimization of Power/Ground Networks," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 477 - 480, 2000.
  47. M. Ketkar, K. Kasamsetty and S. S. Sapatnekar, "Convex Delay Models for Transistor Sizing," Proceedings of the ACM/IEEE Design Automation Conference, pp. 655 - 660, 2000.
  48. V. Sundararajan, S. S. Sapatnekar, K. K. Parhi, "MINFLOTRANSIT: Min-Cost Flow Based Transistor Sizing Tool," Proceedings of the ACM/IEEE Design Automation Conference, pp. 649 - 654, 2000.
  49. M. Zhao, R. V. Panda, S. S. Sapatnekar, T. Edwards, R. Chaudhry, D. Blaauw,"Hierarchical Analysis of Power Distribution Networks," Proceedings of the ACM/IEEE Design Automation Conference, pp. 150 - 155, 2000.
  50. M. Zhao and S. S. Sapatnekar, "Dual-Monotonic Domino Gate Mapping and Optimal Output Phase Assignment of Domino Logic," Proceedings of the IEEE International Symposium on Circuits and Systems, 2000.
  51. S. Raman, S. S. Sapatnekar and C. J. Alpert, "Datapath Routing Based on a Decongestion Metric," Proceedings of the ACM International Symposium on Physical Design, pp. 122 - 127, 2000.
  52. S. S. Sapatnekar, "Capturing the Effect of Crosstalk on Delay," Proceedings of the 13th International Conference on VLSI Design, pp. 364 - 369, 2000 (Invited Paper) .
  53. S. S. Sapatnekar, "On the Chicken-and-Egg Problem of Determining the Effect of Crosstalk on Delay in Integrated Circuits," Proceedings of the IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (EPEP-99), pp. 245 - 248, 1999 (Invited Paper) .
  54. V. Sundararajan, S. S. Sapatnekar and K. K. Parhi, "MARSH: Minimum Area Retiming with Setup and Hold Constraints," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 2 - 6, 1999.
  55. M. Zhao and S. S. Sapatnekar, "Timing-driven Partitioning for Two-Phase Domino and Mixed Static/Domino Implementations," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 102 - 105, 1999.
  56. Y. Jiang and S. S. Sapatnekar, "An Integrated Algorithm for Combined Placement and Libraryless Technology Mapping," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 107 - 110, 1999.
  57. M. Kuhlmann, S. S. Sapatnekar and K. K. Parhi, "Efficient Crosstalk Estimation," Proceedings of the IEEE International Conference on Computer Design, pp. 266 - 272, 1999.
  58. J. Pangjun and S. S. Sapatnekar, "Clock Distribution using Multiple Voltages,"Proceedings of the ACM International Symposium on Low Power Electronics and Design, pp. 145-150, 1999.
  59. J. Hu and S. S. Sapatnekar, "FAR-DS: Full-plane AWE Routing with Driver Sizing," Proceedings of the ACM/IEEE Design Automation Conference, pp. 84 - 89, 1999.
  60. J. Hu and S. S. Sapatnekar, "Simultaneous Buffer Insertion and Non-Hanan Optimization for VLSI Interconnect under a Higher Order AWE Model," Proceedings of the ACM International Symposium on Physical Design, pp. 133 - 138, 1999.
  61. M. Zhao and S. S. Sapatnekar, "Technology Mapping for Domino Logic," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 248 - 251, 1998.
  62. Y. Jiang, S. S. Sapatnekar and C. Bamji, "A Fast Global Gate Collapsing Technique for High Performance Designs Using Static CMOS and Pass Transistor Logic," Proceedings of the IEEE International Conference on Computer Design, pp. 276 - 281, 1998 (Best paper award).
  63. M. Zhao and S. S. Sapatnekar, "Timing Optimization of Mixed Static and Domino Logic," Proceedings of the IEEE International Symposium on Circuits and Systems, 1998.
  64. H. Hou and S. S. Sapatnekar, "Routing Tree Topology Construction to Meet Interconnect Timing Constraints," Proceedings of the ACM International Symposium on Physical Design, pp. 205 - 210, 1998.
  65. Y. Jiang, S. S. Sapatnekar, C. Bamji and J. Kim, "Combined Transistor Sizing with Buffer Insertion for Timing Optimization," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 605 - 608, 1998.
  66. N. Maheshwari and S. S. Sapatnekar, "Efficient Minarea Retiming of Large Level-clocked Circuits," Proceedings of the Design Automation and Test in Europe (DATE) Conference, pp. 840 - 845, 1998.
  67. N. Maheshwari and S. S. Sapatnekar, "Retiming Level-clocked Circuits for Latch Count Minimization," Proceedings of the ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 135 - 140, 1997.
  68. N. Maheshwari and S. S. Sapatnekar, "Minimum Area Retiming with Equivalent Initial States," Proceedings of the IEEE/ACM International Conference on Computer-aided Design, pp. 216 - 219, 1997.
  69. N. Maheshwari and S. S. Sapatnekar, "An Improved Algorithm for Minimum Area Retiming," Proceedings of the ACM/IEEE Design Automation Conference, pp. 2 - 6, 1997 (Best paper award).
  70. S. Pilli and S. S. Sapatnekar, "Power Estimation Considering Statistical IC Parameter Variations," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1524 - 1527, 1997.
  71. J. C. Shah, A. A. Younis, S. S. Sapatnekar and M. M. Hassoun, "Symbolic Analysis of Power/Ground Networks using Moment-matching Methods," Proceedings of the European Conference on Circuit Theory and Design, pp. 1292 - 1297, 1997.
  72. J. Kim, C. Bamji, Y. Jiang and S. S. Sapatnekar, "Concurrent Transistor Sizing and Buffer Insertion by Considering Cost-Delay Tradeoffs," Proceedings of the International Symposium on Physical Design, pp. 130 - 135, 1997.
  73. D. Lehther and S. S. Sapatnekar, "Clock Tree Synthesis for Multi-Chip Modules," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 53 - 56, 1996.
  74. N. Maheshwari and S. S. Sapatnekar, "A Practical Algorithm for Retiming Level-Clocked Circuits," Proceedings of the IEEE International Conference on Computer Design, pp. 440 - 445, 1996.
  75. S. S. Sapatnekar, J. Shah and M. M. Hassoun, "Application of Symbolic Analysis to Power and Ground Interconnect Optimization," Proceedings of the 4th International Workshop on Symbolic Methods and Applications to Circuit Design, 1996.
  76. S. S. Sapatnekar, "Efficient Calculation of All-Pairs Input-to-Output Delays in Synchronous Sequential Circuits," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. IV-520 - IV-523, 1996.
  77. J. C. Shah and S. S. Sapatnekar, "Wiresizing with Buffer Placement and Sizing for Power-Delay Tradeoffs," Proceedings of VLSI Design-96, pp. 346 - 351, 1996.
  78. S. S. Sapatnekar and W. Chuang, "Power vs. Delay in Gate Sizing: Conflicting Objectives?" Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 463 - 466, 1995.
  79. H. Sathyamurthy, S. S. Sapatnekar, and J. P. Fishburn, "Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 467 - 470, 1995.
  80. N. Maheshwari and S. S. Sapatnekar, "Gate Size Optimization for Row-based Layouts," Proceedings of the 38th Midwest Symposium on Circuits and Systems, 1995.
  81. R. B. Deokar and S. S. Sapatnekar, "A Fresh Look at Retiming via Clock Skew Optimization," Proceedings of the ACM/IEEE Design Automation Conference, pp. 304 - 309, 1995.
  82. P. K. Sancheti and S. S. Sapatnekar, "Layout Optimization Using Arbitrarily High Degree Posynomials," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 53 - 56, 1995.
  83. S. S. Sapatnekar, "RC Interconnect Optimization under the Elmore Delay Model," Proceedings of the ACM/IEEE Design Automation Conference, pp. 387 - 391, 1994.
  84. P. K. Sancheti and S. S. Sapatnekar, "Interconnect Design Using Convex Optimization," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 549 - 552, 1994.
    [No figures in PS file]
  85. R. B. Deokar and S. S. Sapatnekar, "A Graph-theoretic Approach to Clock Skew Optimization," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1.407 - 1.410, 1994.
  86. J. Kim, S. M. Kang, and S. S. Sapatnekar, "High-Performance CMOS Macromodule Layout Synthesis,"Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 4.179 - 4.182, 1994.
  87. S. Ramaswamy, S. Sapatnekar, and P. Banerjee, "A Convex Programming Approach for Exploiting Data and Functional Parallelism on Distributed Memory Multicomputers," Proceedings of the International Conference on Parallel Processing, pp. 116 - 125, 1994.
  88. W. Chuang, S. S. Sapatnekar, and I. N. Hajj, "A Unified Algorithm for Gate Sizing and Clock Skew Optimization to Minimize Sequential Circuit Area," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 220 - 223, 1993.
  89. S. S. Sapatnekar, P. M. Vaidya, and S. M. Kang, "Convexity-based Algorithms for Design Centering," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 206 - 209, 1993.
  90. S. S. Sapatnekar, P. M. Vaidya, and S. M. Kang, "Feasible Region Approximation Using Convex Polytopes," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1786 - 1789, 1993. [No figures in pdf file]
  91. W. Chuang, S. S. Sapatnekar, and I. N. Hajj, "Delay and Area Optimization for Discrete Gate Sizes under Double-Sided Timing Constraints," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 9.4.1 - 9.4.4, 1993.
  92. S. S. Sapatnekar and V. B. Rao, "A Convex Optimization Approach to Transistor Sizing for CMOS Circuits," Invited paper at the ORSA/TIMS 34th Joint National Meeting, 1992.
  93. R. W. Thaik, S. S. Sapatnekar, and S. M. Kang, "iCGEN: A CMOS Integrated Circuit Layout Generator," Proceedings of the International Workshop on Layout Synthesis, 1992.
  94. S. S. Sapatnekar, V. B. Rao, and P. M. Vaidya, "A Convex Optimization Approach to Transistor Sizing for CMOS Circuits," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 482 - 485, 1991.
  95. S. S. Sapatnekar and V. B. Rao, "iDEAS: A Delay Estimator and Transistor Sizing Tool for CMOS Circuits," Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 9.3.1 - 9.3.4, 1990.

Back to my home page