Altera Home Page
Global Navigation ButtonLiteratureGlobal Navigation ButtonLicensing
Global Navigation ButtonBuy On-LineGlobal Navigation ButtonDownload

  Home  |  Products  |  Support  |  System Solutions  |  Technology Center  |  Education & Events  |  Corporate  |  Buy On-Line  
  Devices  |  Design Software  |  Intellectual Property  |  Design Services  |  Dev. Kits/Cables  |  Literature  

 IP Products
   Embedded Processors
   Interfaces & Peripherals
   DSP
   Communications
  
 About IP
      Designing with IP
      IP Certifications
      System Design
      Request IP
  
 IP Industry Partners
      About AMPP Program
      AMPP Core Partners
      AMPP Software Partners
  

Designing with Altera Intellectual Property Megafunctions

Altera and Altera Megafunction Partners Program (AMPPSM) partners offer a large selection of off-the-shelf megafunctions optimized for Altera® devices. Designers can implement these parameterized blocks of intellectual property (IP) easily, reducing design and test time. The OpenCore Plus® evaluation feature allows the user to evaluate Altera MegaCore® functions and AMPP megafunctions in hardware and simulation prior to licensing. The IP MegaStore™ web site provides an easy way to search Altera's and AMPP partners’ comprehensive portfolio of IP functions.

MegaCore Functions

All MegaCore functions have been rigorously tested and optimized for the highest performance and lowest cost in Altera's programmable logic devices (PLDs). All MegaCore functions are fully parameterizable through Altera's IP Toolbench.

Low Price

Altera’s MegaCore functions are priced as low as five times less than the market price for the equivalent functions sold for application-specific integrated circuits (ASICs). This is due to the large volume of FPGA IP licenses sold, as well as employing world-leading IP packaging and encryption technology developed by Altera. These two features dramatically reduce the support cost to bring an IP-based FPGA design to market.

Time-to-Market

MegaCore functions reduce time-to-market because the user can avoid the process of designing standardized functions from scratch. MegaCore functions allows users to concentrate on higher-level design elements and focus their efforts on improving and differentiating their products.

IP Toolbench

IP Toolbench is a toolbar from which the user can quickly and easily view documentation, specify parameters, set up third-party tools, and generate all the files necessary for integrating the parameterized MegaCore function into a design. The user can launch IP Toolbench from within the Quartus® II software. IP Toolbench is shown in Figure 1.

Figure 1. IP Toolbench

Figure 1. IP Toolbench

OpenCore Plus Evaluation Feature

Altera’s free OpenCore Plus evaluation feature allows the user to simulate the behavior of a MegaCore function within the targeted system, verify the functionality of the design, and evaluate its size and speed quickly and easily. In addition, the Quartus II software generates time-limited programming files for designs containing MegaCore functions, allowing the user to program devices and verify his or her design in hardware before purchasing a license.

When the user is completely satisfied with the MegaCore function and is ready to take the design into production, the full license can be purchased, enabling non-time-limited programming files to be generated.

The user can download OpenCore Plus evaluations directly from Altera's web site. Many AMPP partners also support the OpenCore Plus evaluation flow. To obtain an AMPP OpenCore Plus evaluation, contact the AMPP partner directly.

Parameterization

Altera's MegaWizard® plug-in, launched from IP Toolbench, allows the user to customize the megafunction for their exact system requirements through an intuitive graphical user interface (GUI). An example MegaWizard plug-in is shown in Figure 2.

Figure 2. MegaWizard Plug-In

Figure 2. MegaWizard Plug-In

Simulation

IP Toolbench generates IP functional simulation models for any parameterized MegaCore variant. An IP functional simulation model is a cycle-accurate VHDL or Verilog HDL model file produced by the Quartus II software, version 3.0 or higher. The models allow for fast functional simulation of IP using industry-standard VHDL or Verilog HDL simulators.

For post-place-and-route simulation, the Quartus II software provides a flexible simulation environment through a native simulator within the Quartus II software or through VHDL and Verilog output netlists.

Synthesis & Compilation

To ensure consistent best-in-class performance and facilitate drop-in instantiation of cores, IP Toolbench automatically generates optimized code ready for compilation through the Quartus II development software.

Licensing

Once the user has completed evaluating a megafunction and purchases the IP core, they will receive a license file. This license file allows the generation of non-time-limited programming files.

Licenses for AMPP megafunctions are available directly from AMPP partners.

Licensing for HardCopy Devices

Altera's HardCopy® devices offer a low-cost, high-performance, seamless migration path to volume production for designs targeted for high-density FPGAs. No additional license fees are required for migrating Altera MegaCore functions to HardCopy devices. Information on license fees for migrating AMPP partners' megafunctions to HardCopy devices is available from the AMPP partner directly.

Development Kits

Altera offers a wide variety of development kits that are the ideal platforms to develop and test designs containing Altera IP. Altera’s OpenCore Plus hardware evaluation and development kit makes a powerful combination that translates to the fastest possible time-to-market. The development kits web site contains a complete list of Altera and AMPP development kits.

Related Links

 
AN 320: OpenCore Plus Evaluation of Megafunctions

IP MegaStore

  
Sign Up for E-mail Updates

  Please Give Us Feedback
  Sign Up for E-mail Updates