Patents by Prof. Jason Cong

• Wire Width Planning and Performance Optimization for VLSI Interconnects, U.S. Patent No. 6,408,427

  Inventors: Jason Cong and David Pan.